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Acronyms
• Clock conditioning Circuit (CCC)
• Combinatorial logic (CL)
• Design under analysis (DUA)
• Device under test (DUT)
• Edge-triggered flip-flops (DFFs)
• Field programmable gate array (FPGA)
• FDDR: Double Data Rate Interface Control;
• Global triple modular redundancy (GTMR)
• Hardware description language (HDL)
• Input – output (I/O)
• Linear energy transfer (LET)
• Local triple modular redundancy (LTMR)
• Look up table (LUT)
• NASA Electronics Parts and Packaging (NEPP)
• Operational frequency (fs)
• PLL: Phase locked loop
• POR: Power on reset
• Radiation Effects and Analysis Group 
(REAG)
• SERDES: Serial-De-serializer
• Single Error Correct Double Error Detect 
Single event functional interrupt (SEFI)
• Single event effects (SEEs)
• Single event transient (SET)
• Single event upset (SEU)
• Single event upset cross-section (σSEU)
• Static random access memory (SRAM)
• Static timing analysis (STA)
• Triple modular redundancy (TMR)
• Windowed shift register (WSR)
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Introduction
• This is a NASA Electronics Parts and Packaging 
(NEPP) independent investigation to determine the 
single event destructive and transient susceptibility 
of the Microsemi RTG4 device (DUT). 
• For evaluation: the DUT is configured to have various 
test structures that are geared to measure specific 
potential single event effect (SEE) susceptibilities of 
the device.  
• Design/Device susceptibility is determined by 
monitoring the DUT for Single Event Transient (SET) 
and Single Event Upset (SEU) induced faults by 
exposing the DUT to a heavy-ion beam.   
• Potential Single Event Latch-up (SEL) is checked 
throughout heavy-ion testing by monitoring device 
current.
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Preliminary Investigation Objective for DUT 
Functional SEE Response
• The preliminary objective, of this study, is to analyze 
operational responses while the DUT is exposed to 
ionizing particles.
• Specific analysis considerations:
– Analyze flip-flop (DFF) behavior in simple designs such as 
shift registers.  
– Compare SEU behavior to more complex designs such as 
counters.  Evaluating the data trends will help in extrapolating 
test data to actual project-designs.
– Analyze global route behavior – clocks, resets.  
– Analyze configuration susceptibility.  This includes 
configuration cell upsets and re-programmability 
susceptibility.
– Analyze potential single event latch-up.
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Microsemi RTG4: Device Under Test (DUT)
• The DUT : RT4G150-
CG1657M.  
• We tested Rev B and Rev 
C devices.  
• The DUT contains:
– 158214 look up tables (4-
input LUTs); 
– 158214 flip-flops (DFFs); 
720 user I/O;
– 210K Micro-SRAM (uSRAM) 
bits; 
– 209 18Kblocks of Large-
SRAM (LSRAM); 
– 462 Math logic blocks (DSP 
Blocks); 
– 8 PLLs;
– 48 H-chip global routes 
(radiation-hardened global 
routes); 
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DUT Preparation
• NEPP has populated 
two Rev B and one 
populated Rev C 
boards with 
RT4G150-CG1657M 
devices. 
• The parts (DUTs) 
were thinned using 
mechanical etching 
via an Ultra Tec 
ASAP-1 device 
preparation system. 
• The parts have been 
successfully thinned 
to 70um – 90um.
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Summary of Test Structures and Operation
• Windowed Shift Registers (WSRs):
– All designs contained four separate WSR chains.
– Chains either had 0 inverters, 4 inverters, 8 inverters, or 16 
inverters.
– Resets were either synchronous or asynchronous.
– Input data patterns varied: checkerboard, all 1’s, and all 0’s.
• Counter Arrays (data not presented today):
– Resets are synchronous.
– 200 counters in one array.
– Two full arrays (400 counters total) in each DUT.
• Frequency was varied for all designs.
• All DFFs were connected to a clock that was routed via 
RTG4 hard global routes (CLKINT  or CLKBUF).
– This was verified by CAD summary output and visual 
schematic-output inspection.
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Windowed Shift Registers (WSRs): 
Test Structure
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WSR Operation
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Output never changes!
We choose WSR’s over conventional shift registers because of 
increased signal integrity across the tester/daughter interface.  
Great for high speed internal DUT operation.
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Errors in WSRs
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No Error, output for 
one WSR is always 
“1010” or “0101”
Upon Error, output 
for one WSR will 
either: change by 
one bit, multiple 
bits, or change 
from “1010” to 
“0101”.
To be published on seemapld.org originally presented at 2016 Single Event Effects (SEE) Symposium and the Military and Aerospace
Programmable Logic Devices (MAPLD) Workshop.
Microsemi RTG4 Clock Conditioning 
Circuit (CCC)
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Figure is Courtesy of Microsemi Corporation.
FDDR: Double Data Rate Interface Control;
SERDES: Serial-De-serializer;
POR: Power on reset;
PLL: Phase locked loop;
GBn: global network;
DGBIO: dedicated global I/O pad.
• User can connect:
– From DGBIO pad to 
CLKINT,
– FROM DGBIO pad to 
CCC-PLL to CLKINT,
– From DGBIO pad to 
CLKBUF,
– From normal input to 
CLKINT,
– From normal input to 
CCC-PLL to CLKINT.
• CLKBUF: Hardened global route.  Input 
can only be a DGBIO pad.
• CLKINT: Hardened global route.  Input 
can come from fabric or any input.
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• AASD is the traditional method of reset implementation in 
NASA driven systems.
• This is a requirement for the protection of a mission in 
case of loss-of-clock.
• Synchronization is performed prior to clock tree 
connection.  
• The AASD global reset is 
connected to the 
asynchronous pin of each 
DFF, however, it is 
synchronized to the clock 
and is hence synchronous.
Asynchronous Assert Synchronous De-
Assert Resets (AASD)
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• The reset synchronization is not in the data path.  This 
allows for faster operation.
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Microsemi RTG4 WSR Test Conditions
• Temperature range: Room temperature
• Facility: Texas A&M.
• Performed December 2015, March 2016, and May 2016.
• NEPP Low Cost Digital Tester (LCDT) and custom DUT 
board.
• Tests pertaining to results provided in this 
presentation:
– 4 separate WSR chains with 1000 DFFs:
• WSR0: 800 DFFs with no inverters between DFF stages.
• WSR4: 800 DFFs with 4 inverters between DFF stages.
• WSR8: 800 DFFs with 8 inverters between DFF stages.
• WSR16: 800 DFFs with 16 inverters between DFF stages.
– 4 separate WSR chains with 20,000 DFFs.  Each are WSR0.
• LET: 1.8 MeVcm2/mg to 20.6 MeVcm2/mg.
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List of WSR Implementations (1)
• 4 clk 4 rst (800 stage WSRs): 
– DUT that has WSR0, WSR4, WSR8, WSR16.  
– All clocks are connected to CLKINT. Only WSR0 has a DGBIO.  
– Each WSR chain has it’s own synchronized AASD reset.
• 4 clk 4 rst FILTER (800 stage WSRs): 
– DUT that has WSR0, WSR4, WSR8, WSR16.  
– All clocks are connected to CLKINT. Only WSR0 has a DGBIO.  
– Each WSR chain has it’s own synchronized AASD reset.
– SET Filter is active on every DFF in all WSR chains.
• 4 clk 4 rst Direct CLKBUF (800 stage WSRs): 
– DUT that has WSR0, WSR4, WSR8, WSR16.  
– All clocks are connected to CLKBUF. All WSR chains have a 
DGBIO.  
– Each WSR chain has it’s own synchronized AASD reset.
– SET Filter is active on every DFF in all WSR chains.
14
To be published on seemapld.org originally presented at 2016 Single Event Effects (SEE) Symposium and the Military and Aerospace
Programmable Logic Devices (MAPLD) Workshop.
List of WSR Implementations (2)
• Large shift register (20,000 stage WSRs): 
– DUT that has 4 WSR0s.  
– All clocks are connected to CLKINT. Only WSR0 has a DGBIO. 
• Large shift register Filter (20,000 stage WSRs): 
– DUT that has 4 WSR0s.  
– All clocks are connected to CLKINT. Only WSR0 has a DGBIO.  
– SET Filter is active on every DFF in all WSR chains.
• Large shift register CCC (20,000 stage WSRs): 
– DUT that has 4 WSR0s.  
– All clocks are connected to CLKBUF. All WSRs have a DGBIO.  
– SET Filter is active on every DFF in all WSR chains.
• There are no resets in the large shift register WSRs.
• There are no user inserted inverters between DFF stages 
in the Large shift register WSRs.
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Characterizing Single Event Upsets (SEUs): 
Accelerated Radiation Testing and SEU Cross 
Sections
Terminology:
• Flux: Particles/(sec-cm2)
• Fluence: Particles/cm2
σseu is calculated at several linear 
energy transfer (LET) values (particle 
spectrum)
fluence
errors
seu
#
=σ
SEU Cross Sections (σseu) characterize how many 
upsets will occur based on the number of ionizing 
particles to which the device is exposed.
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SEU Testing is required in order to characterize the 
σSEUs for each of FPGA categories.
FPGA SEU Categorization as Defined 
by NASA Goddard REAG:
Design σSEU Configuration σSEU Functional logic 
σSEU
SEFI σSEU
Sequential and 
Combinatorial 
logic (CL) in 
data path
Global Routes 
and Hidden 
Logic
SEU cross section: σSEU
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Accelerated Test Results
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Configuration Re-programmability
• During this test campaign, tests were only 
performed up to an LET of 20.6MeVcm2/mg.
• Higher LETs will be used during future testing.
• No re-programmability failures were observed up 
to an LET of 20.6MeVcm2/mg when within particle 
dose limits.
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4 CLK 4 RST FILTER versus LET at 100MHz
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Comparing All WSR Chains:
4 clk 4 rst with Filter and 4 clk 4 rst …100MHz with 
LET = 20.6MeVcm2/mg
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Clear improvement with use of 
SET filter.
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Comparing 4 clk 4 rst DUT Variations
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Tables 
represent 
Ratios of 
SEU cross 
sections.
WSR16 has higher probability of data-path SET generation.
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• As expected 4 clk 4 rst has the worst SEU performance.  It is the only 
design with no SET filters.
• 4 clk 4 rst Direct CLKBUF has the best SEU performance.  There is a 
direct connect from the DGBIO to the CLKBUF.
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Additional Accelerated Radiation Test Data 
Observations
• WSR input pattern of All 1’s had greater SEU cross 
sections than WSR input pattern of checkerboard.
– This only occurred with designs that used resets.  Most likely 
the reset was the cause.
– The use of resets in a synchronous design is imperative.  This 
observation must not change the rules for reset 
implementation.
• Connecting from a DGBIO to a CLKBUF versus a 
normal I/O to a CLKINT did not provide significant 
improvement in SEU cross sections.
• Connect from a DGBIO to a CCC-PLL into a CLKINT 
did not improve SEU cross sections.  It actually had 
higher SEU cross sections.
– However, the performance is acceptable espcially since there 
is a PLL in the path.
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NEPP: ProASIC3 Accelerated Heavy-ion Test 
Results
25
RTG4 shows an 
improvement over 
ProASIC3 in functional 
data path.
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RTAX4000D and RTAX2000 WSRs at 
80MHz with Checkerboard Pattern
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RTAX4000D and RTAX2000 have better SEU 
performance than RTG4 (higher LETon-set; and 
slightly lower σSEUs);
but not by much.
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